# **MNDSPEED**<sup>°</sup>

## M08035

### HD/SD Serial Digital Video Reclocker

The M08035 is a serial digital video reclocker with integrated trace equalization, automatic rate detect (ARD) circuitry, and a 4:1 mux at the input. It operates at data at 1.485 Gb/s and 270 Mb/s. The device has an input jitter tolerance (IJT) of greater than 0.6 unit intervals (UI) and can provide retimed serial outputs with very low output jitter. The reclocker requires a single, external, 27MHz crystal, which is used as the reference clock for all four channels. It includes per lane analog input equalization for up to 40" of FR4 trace and two connectors in addition to output de-emphasis.

This device features integrated supply regulators, allowing it to be powered from 1.2V, 1.8V, 2.5V, or 3.3V supply voltages. When operating at 1.2V, it consumes only 230mW. Furthermore, the power rails for the core, input, and output circuitry are electrically independent thus may be connected to different voltage rails on the board. This feature enables the M08035 to be DC coupled to any upstream or downstream device regardless of its input/output voltage level.

The 4:1 mux at the input allows any of the 4 inputs to be routed to the integrated reclocker and its output. The device, and the input mux, may be configured by setting the internal registers through standard two-wire and four-wire interfaces. Optionally, the reclocker may be configured at power-up through an external EEPROM device. Limited configuration through hardware pin settings is also available.




Figure 1 – M08035 Pin-out diagram

# M


#### M08035


Serial Digital Video Reclocker for 1.485 Gb/s, and 270 Mb/s data rates

#### > Applications

- Digital Video Recorders (DVR)
- Video Mixers and Switchers
- Surveillance / CCTV Cameras
- Industrial and Professional Cameras
- Digital Image Transfer / Capture Devices
- Distribution Amplifiers
- Repeaters

Features	Benefits
0.6 UI input jitter tolerance	Enable robust, error free designs
Optimized data rates at 270 Mb/s and 1.485 Gb/s	Single Chip Solution for multiple data rates
Integrated 50 $\Omega$ input termination	Saves board area and enable high density designs
4:1 input multiplexer	Enables high density designs, flexibility, low cost
Input equalization up to 40" of FR4 trace and 2 connectors, and output de-emphasis	Ease of high speed design and layout
Integrated regulators extending operation from 1.2V to 3.3V	Reduces number of power rails required on board
Electrically isolated input, output, and core supply rails	Allows DC interface which saves board area and cost
Automatic and manual modes for rate indication and selection	Ease of use and flexibility
Loss of lock (LOL), Loss of signal (LOS), and data rate indication	Ease of status update and diagnostics
Low power dissipation (230mW at 1.2V)	Low power and thermal management costs
Small form factor and foot print (6x6 mm <sup>2</sup> , 40-pin QFN package)	Industry standard package
Industrial operating temperature range: -40°C to +85 °C	Provides higher tolerance and additional design margin





### Package (RoHS Compliant)

• 6x6 mm<sup>2</sup>, 40-pin QFN

For more product information, please visit www.mindspeed.com

#### **MNDSPEED**

www.mindspeed.com/salesoffices General Information: (949) 579-3000 Headquarters – Newport Beach 4000 MacArthur Blvd., East Tower Newport Beach, CA 92660-3007 © 2011 Mindspeed Technologies, Inc. All rights reserved. Mindspeed and the Mindspeed logo are trademarks of Mindspeed Technologies. All other trademarks are the property of their respective owners. Although Mindspeed Technologies strives for accuracy in all its publications, this material may contain errors or omissions and is subject to change without notice. This material is provided as is and without any express or implied warranties, including merchantability, fitness for a particular purpose and non-infringement. Mindspeed Technologies shall not be liable for any special, indirect, incidental or consequential damages as a result of its use.